Verification tool for VHDL (or at least the prototype of one).